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he Internet is expanding at breakneck speed. In four years from now, the Internet’s traffic vol-
ume will be so large that every five minutes it will be equivalent to downloading every movie ever
made. The increase in mobile device usage (tablets, smartphones, wireless modems and the like),
the proliferation of Wi-Fi hotspots and the ever increasing transfer of video data requires massive
bandwidth, both wireless and wired. This places a tremendous burden on the current communi-
cation technologies. The Internet backbone has since long been using optical technology, as do
medium-sized regional access networks. Fibers suffer relatively little attenuation, allowing them
to cover long distances without repeaters. Typically many fiber optic cables are bundled together
to increase the capacity.
In order to increase data rates, multiple data streams have been multiplexed together on one optic
fiber. Each stream is assigned it’s own carrier on which the data is modulated. This frequency-
division multiplexing scheme has already been successfully applied to wireless communication.
However, due to the virtually unlimited bandwidth of the fiber, the potential increase in data rates
in the optical domain is much larger.
This research focuses on the development of an optical receiver array for 4 channels, each of-
fering a data rate of 28 Gbit per second. Hence, more than 100 Gbit per second can be processed
by a single receiver chip. Each channel is allowed, on average, a single bit error per trillion (1E12)
received bits, at a received optical power of -15 dBm. Special attention is given to low power
consumption (90 mW per channel). Due to the integration of multiple channels in one IC, area
constraints come into play and inter channel interference must be accounted for. As of now, a first
version of the chip has been designed, verified by simulation and sent out for manufacturing and
packaging. A test bed is being developed to evaluate the performance.
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